A High Throughput List Decoder Architecture for Polar Codes
نویسندگان
چکیده
منابع مشابه
A Decision-Aided Parallel SC-List Decoder for Polar Codes
—In this paper, we propose a decision-aided scheme for parallel SC-List decoding of polar codes. At the parallel SC-List decoder, each survival path is extended based on multiple information bits, therefore the number of split paths becomes very large and the sorting to find the top L paths becomes very complex. We propose a decision-aided scheme to reduce the number of split paths and thus red...
متن کاملHardware Architecture for List SC Decoding of Polar Codes
We present a hardware architecture and algorithmic improvements for list SC decoding of polar codes. More specifically, we show how to completely avoid copying of the likelihoods, which is algorithmically the most cumbersome part of list SC decoding. The hardware architecture was synthesized for a blocklength of N = 1024 bits and list sizes L = 2, 4 using a UMC 90nm VLSI technology. The resulti...
متن کاملEfficient List Decoder for Algebraic-Geometric Codes
A list decoder can outperform the conventional unique decoder by giving a list of transmitted message candidates and can be applied to Reed-Solomon (RS) codes and algebraic-geometric (AG) codes. This paper presents the first efficient list decoder which is developed from the framework of the GuruswamiSudan (GS) algorithm for AG codes. Fast implementation methods for the algorithm’s key processe...
متن کاملStrategies for High-Throughput FPGA-based QC-LDPC Decoder Architecture
We propose without loss of generality strategies to achieve a high-throughput FPGA-based architecture for a QCLDPC code based on a circulant-1 identity matrix construction. We present a novel representation of the parity-check matrix (PCM) providing a multi-fold throughput gain. Splitting of the node processing algorithm enables us to achieve pipelining of blocks and hence layers. By partitioni...
متن کاملHigh-throughput Fpga Qc-ldpc Decoder Architecture for 5g Wireless
OF THE THESIS High-Throughput FPGA QC-LDPC Decoder Architecture for 5G Wireless by Swapnil Mhaske Thesis Director: Professor Predrag Spasojevic Wireless data traffic is expected to increase by a 1000 fold by the year 2020 with more than 50 billion devices connected to these wireless networks with peak data rates upto 10 Gb/s . The next generation of wireless cellular technology (being collectiv...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2015
ISSN: 1063-8210,1557-9999
DOI: 10.1109/tvlsi.2015.2499777